

REMARKS

Claims 1-30 were originally submitted.

Claims 9, 10, and 22 were previously canceled.

Claim 24 was previously amended.

Claims 31-38 were added in a previous response.

Claims 1-8, 11-21, and 23-38 remain in this application.

Cited References

All of the submitted claims were rejected in the Office Action of November 18, 2003 based upon a single reference: US Patent 6,590,781 to Kollipara et al (hereinafter referred to as "Kollipara").

Kollipara describes an apparatus that includes a plurality of memory circuits arranged on a module. The apparatus allows a clock signal to be generated and to travel through the connected modules and through the memory circuits of those modules. This allows a clock loop to be formed. *See abstract of Kollipara.*

The memory circuits may be placed on either or both sides of a module. When the memory circuits are placed on both sides of the module, an internal bus connects the memory circuits to allow a clock signal to travel between the memory circuits. The bus extends from a first set of edge fingers at a first edge of the module, traverses the entire first primary surface of the module, folds back at an opposite second edge of the module, traverses the entire second primary surface of the module, and terminates at a second set of edge fingers at the first edge. *See Fig. 2, and col. 4, lines 21-28 of Kollipara.*

1 Multiple modules may be connected with one another with flexible
2 connectors. In effect the connectors connect the busses and memory circuits of the
3 modules. Connectors are provided at a particular edge of the module, since the
4 module busses loop back to that particular edge as discussed above. *See Fig. 15A*
5 *of Kollipara.*

6 To provide for a clock loop, it is desirable to maintain a continuous bus
7 loop when multiple modules are connected. Therefore Kollipara particularly
8 provides busses that loop back when connecting memory modules and may be
9 arranged such that when modules are connected that clock loop continuity is
10 maintained.

11 The claimed invention recites particular language that channels (busses)
12 extend across a substrate (module) from one edge to an opposite edge, and
13 contacts at the opposite edges to allow communications through the channel.
14 Contrast this with Kollipara that describes a bus (channel) that originates at one
15 edge and terminates at the same edge in order to provide a continuous loop.
16 Further contrast the bus in Kollipara that provides for a clock signal, not
17 communications.

18 Because of Kollipara's intent to provide a continuous clock loop the
19 arrangement of channels (busses) extended from one edge to the opposite edge of
20 a substrate is not described, since such an arrangement may terminate the clock
21 loop that connects the memory devices in Kollipara. Furthermore, the busses
22 described in Kollipara are particularly intended for clock signals not
23 communications.
24
25

1 **35 U.S.C. §102**

2 Claims 1, 4-8, 11-14, 19-21, 23-29, 31-34 and 37-38 are rejected under 35
3 U.S.C. §102(e) as being anticipated by Kollipara. Applicants respectfully traverse
4 the rejection.

5 **Independent claim 1 recites**

6 An apparatus comprising:

7 a substrate having first and second opposite edges;

8 a plurality of memory devices disposed on the substrate;

9 a plurality of channels extending between the opposite edges,
10 wherein each of the plurality of memory devices is coupled to one of the
11 plurality of channels; and

12 electrical contacts at the opposite edges of the substrate configured
13 to allow communications through the channels via the electrical contacts.

14 Kollipara does not disclose or suggest a "plurality of channels extending
15 between the opposite edges". Kollipara describes channels (busses) that loop back
16 to one edge of a substrate or module, or channel that are arranged to connect
17 adjacent edges of a module; however, Kollipara does not show channels that
18 extend from one edge to an opposite edge of a substrate. *See Fig. 15 A of*
19 *Kollipara.*

20 The Examiner cites Fig. 15A of Kollipara as disclosing a plurality of
21 channels that extend between the opposite edges (of the substrate), and electrical
22 contacts at the opposite edges of the substrate configured to allow
23 communications. Column 9, lines 4-9 are particularly pointed out as reciting
24 electrical contacts at the opposite edges.
25

1 As shown in 15A, the only edge of a module (substrate) 152a having
2 electrical contacts is the edge connected at flexible connector 154. The opposite
3 edge of module 152a is connected to connector 151a; however, Kollipara does not
4 disclose or suggest that electrical contacts exist at this edge. Connector 151a is a
5 physical connector, not an electrical connector. If channels do extend between the
6 opposite edges and electrical contacts are provided at the opposite edges, electrical
7 contacts would be available at the edge placed on connector 151a.

8 Kollipara describes a bus or channel that begins at an originating edge,
9 traverses the substrate and loops back to the originating edge maintaining a
10 continuous clock loop. *See Fig. 2 of Kollipara.* If the channels did extend across
11 the substrate and electrical contacts were provided at the edge attached to
12 connector 154 and the edge attached to connector 151a, the clock loop would
13 terminate, defeating the intent of Kollipara.

14 Other configurations described in Kollipara provide that the busses be bent
15 or angled such that connections may be made at adjacent edges to maintain clock
16 loop continuity. *See Figs. 12A, 12B, 12C, 13A, 13B, 13C, 13D, and 15B of*
17 *Kollipara.* Kollipara does not disclose or suggest that channels extend from one
18 edge to an opposite edge.

19 Further, claim 1 recites "electrical contacts at the opposite edges of the
20 substrate configured to allow communications through the channels." Kollipara's
21 busses provide for clock signals and not communications such as data to be passed
22 between the circuits.

23 For at least these reasons, Kollipara does not suggest the elements of claim
24 1. Accordingly, the rejection of claim 1 is improper, and should be withdrawn.
25

1 **Dependent claims 4-6** depend from and comprise all the elements of claim

2 1. As such, dependent claims 4-6 are allowable by virtue of their dependency on
3 base claim 1. Applicants respectfully request that the §102 rejection of claims 4-6
4 be withdrawn.

5 **Independent claim 7** recites similar language as claim 1. Claim 7 in part
6 recites:

7 a first substrate having a plurality of memory devices disposed
8 thereon and a first channel portion extending across the first substrate, the
9 first substrate having opposite ends and contacts at the opposite ends to
10 allow communications through the first channel portion via the contacts at
11 the opposite ends of the first substrate;

12 a second substrate having a plurality of memory devices disposed
13 thereon and a second channel portion extending across the second substrate,
14 the second substrate having opposite ends and contacts at the opposite ends
15 to allow communications through the second channel portion via the
16 contacts at the opposite ends of the second substrate

17 The Examiner rejects claim 7 based on the same arguments as claim 1
18 citing Kollipara. Applicants reassert the arguments above supporting claim 1 and
19 particularly that Kollipara does not disclose or suggest channels that extend across
20 a substrate to opposite ends with contacts at the opposite ends to allow
21 communication.

22 For at least these reasons, Kollipara does not suggest the elements of claim
23 7. Accordingly, the rejection of claim 7 is improper, and should be withdrawn.

24 **Dependent claims 8, 11-14, and 19-20** depend from and comprise all the
25 elements of claim 7. As such, dependent claims 8, 11-14, and 19-20 are allowable
by virtue of their dependency on base claim 7. Applicants respectfully request that
the §102 rejection of claims 8, 11-14, and 19-20 be withdrawn.

1 **Independent claim 21** recites similar language as claims 1 and 7. Claim
2 21 in part recites:

3 a first memory module having contacts at opposite ends thereof, a
4 first channel portion extending across the first memory module between the
5 contacts;

6 a second memory module having contacts at opposite ends thereof, a
7 second channel portion extending across the second memory module
8 between the contacts;

9 The Examiner rejects claim 21 based on the same arguments as claims 1
10 and 7 citing Kollipara. Applicants reassert the arguments above supporting claim
11 1 and particularly that Kollipara does not disclose or suggest contacts at opposite
12 ends and channel portions that extended across a memory module between
13 contacts.

14 For at least these reasons, Kollipara does not suggest the elements of claim
15 21. Accordingly, the rejection of claim 21 is improper, and should be withdrawn.

16 **Dependent claim 23** depends from and comprises all the elements of claim
17 21. As such, dependent claim 23 is allowable by virtue of its dependency on base
18 claim 21. Applicants respectfully request that the §102 rejection of claim 23 be
19 withdrawn.

20 **Independent claim 24** recites similar language as claims 1, 7, and 21.
21 Claim 24 in part recites:

22 arranging channel portions on a substrate such that the channel
23 portions extend between opposite edges of the substrate;

24 arranging contacts at the opposite edges of the substrate to allow
25 communication between the contacts at the opposite edges through the
channel portions;

1 The Examiner rejects claim 24 based on the same arguments as claims 1, 7
2 and 21 citing Kollipara. Applicants reassert the arguments above supporting claim
3 1 and particularly that Kollipara does not disclose or suggest channel portions on a
4 substrate that extend between opposite edges of the substrate and contacts at the
5 opposite edges of the substrate to allow communication between the contacts at
6 the opposite edges.

7 For at least these reasons, Kollipara does not suggest the elements of claim
8 24. Accordingly, the rejection of claim 24 is improper, and should be withdrawn.

9 **Dependent claims 25-29** depend from and comprise all the elements of
10 claim 24. As such, dependent claims 25-29 are allowable by virtue of their
11 dependency on base claim 24. Applicants respectfully request that the §102
12 rejection of claims 25-29 be withdrawn.

13 **Independent claim 31** recites similar language as claims 1, 7, 21 and 24.
14 Claim 31 in part recites:

15 each of the first and second memory modules having contacts at first
16 and second opposite ends thereof and having one or more communication
channel portions extending between the contacts;

17 The Examiner rejects claim 31 based on the same arguments as claims 1, 7,
18 21 and 24 citing Kollipara. Applicants reassert the arguments above supporting
19 claim 1 and particularly that Kollipara does not disclose or suggest contacts at first
20 and second opposite ends of a memory module and having one or more
21 communication channel portions extending between the contacts.

22 For at least these reasons, Kollipara does not suggest the elements of claim
23 24. Accordingly, the rejection of claim 24 is improper, and should be withdrawn.
24
25

1 **Dependent claims 32-34 and 37-38** depend from and comprise all the
2 elements of claim 31. As such, dependent claims 32-34 and 37-38 are allowable
3 by virtue of their dependency on base claim 31. Applicants respectfully request
4 that the §102 rejection of claims 32-34 and 37-38 be withdrawn.

5
6 **35 U.S.C. §103**

7 Claims 2, 3, 15-18, 30, 35, and 36 are rejected under 35 U.S.C. §103(a) as
8 being unpatentable over Kollipara. Applicants respectfully traverse the rejection.

9 **Dependent claims 2 and 3** depend from and comprise all the elements of
10 claim 1. As such, dependent claims 2 and 3 are allowable by virtue of their
11 dependency on base claim 1.

12 Kollipara does not teach or suggest "a plurality of channels extending
13 between the opposite edges" as recited by claim 1. As discussed above, Kollipara
14 describes busses that either loop from a first edge to the opposite edge and back to
15 the first edge, or are angled to travel from one adjacent edge to another.

16 Further, Kollipara does not teach or suggest "communications through the
17 channels". As discussed above, Kollipara describes busses for clock signals and
18 does not teach or suggest that such busses may be used for communications.

19 The Examiner argues that Kollipara teaches "a memory module including a
20 substrate having a first and second side[s] with the plurality of channel conductors
21 disposed on both sides thereof" as further recited by claims 2 and 3. Applicants do
22 not disagree with the Examiner as to Kollipara teaching a substrate with first and
23 second sides; however, applicants do not agree that Kollipara teaches that the
24 channel conductors are disposed on both sides. As discussed above, Kollipara
25 describes a single bus that is looped internally in a memory module and connects

1 the memory circuits on either side of the memory module. Separate channel
2 conductors are not disposed on both sides, since Kollipara intends to maintain a
3 continuous clock loop.

4 Accordingly, claims 2 and 3 are allowable for at least the reasons discussed.
5 Applicants respectfully request that the §103 rejection of claims 2 and 3 be
6 withdrawn.

7 **Dependent claims 35 and 36** depend from and comprise all the elements
8 of claim 31. As such, dependent claims 35 and 36 are allowable by virtue of their
9 dependency on base claim 31.

10 The Examiner rejects claim 35 and 36 based on the same arguments as
11 claim 31. Applicants reassert the arguments above supporting claim 31, and
12 particularly as discussed above that Kollipara does not teach or suggest that the
13 channel conductors are disposed on both sides.

14 Accordingly, claims 35 and 36 are allowable for at least the reasons
15 discussed. Applicants respectfully request that the §103 rejection of claims 35 and
16 36 be withdrawn.

17 **Dependent claims 15-18** depend from and comprise all the elements of
18 claim 7. As such, dependent claims 15-18 are allowable by virtue of their
19 dependency on base claim 7.

20 In particular Kollipara does not disclose or suggest channels that extend
21 across a substrate to opposite ends with contacts at the opposite ends to allow
22 communication as recited by claim 7. As discussed above the bus described in
23 Kollipara is internally routed from one edge of a memory module to an opposite
24 edge and loops back to the originating edge, allowing clock signals to travel to and
25 from memory circuits that are placed on either side of the memory module. The

1 bus does not extend across the opposite ends (edges) and provides contacts on the
2 opposite ends to allow communication.

3 Accordingly, claims 15-18 are allowable for at least the reasons discussed.
4 Applicants respectfully request that the §103 rejection of claims 15-18 be
5 withdrawn.

6 **Dependent claim 29** depends from and comprises all the elements of claim
7 24. As such, dependent claim 29 is allowable by virtue of their dependency on
8 base claim 24.

9 In particular Kollipara does not disclose or suggest channel portions on a
10 substrate that extend between opposite edges of the substrate and contacts at the
11 opposite edges of the substrate to allow communication between the contacts at
12 the opposite edges as recited in claim 24.

13 Accordingly, claims 15-18 are allowable for at least the reasons discussed.
14 Applicants respectfully request that the §103 rejection of claims 15-18 be
15 withdrawn.

16

17

18

19

20

21

22

23

24

25

1
2 **Conclusion**

3 It is respectfully submitted that all claims are in a condition for allowance,
4 and action to that end is requested. The Examiner is requested to telephone the
5 undersigned if that would be helpful in expediting allowance.
6

7 Respectfully Submitted,

8
9 Dated: 1/30/04

By: 

Emmanuel A. Rivera
Reg. No. 45,760
(509) 324-9256
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25